Turbo code is an efficient error-correcting coding technique that can approach the Shannon limit in performance, and is widely used in channel coding. The principles of the Turbo decoding algorithm are introduced and a design implementation plan for the decoder in Field-Programmable Gate Array (FPGA) is presented based on this. The implementation of the Turbo decoder was completed using Hardware Description Language (HDL) is verified.